APPENDIX A

INSTRUCTION SET FOR RISC PROCESSOR CORE OF IPCM

ADD

Addition

Op ration:

 $GReg[r] \leftarrow GReg[s] + GReg[r]$ $T \leftarrow (GReg[r] == 0)$

Assembler

Syntax:

add r,s

Example:

add 0,3

to ADD GReg[3] and GReg[0] and store the result in GReg[0]

CPU Flags:

T

Cycles:

1

Description:

Performs the ADDition of the source General Register's and the destination General Register'r, and stores the result in the destination General Register'r. The T flag is set if the result of the operation is

0; it is cleared if the result is not zero.

Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	0	0	0	0	0	r	r	r	1	0	0	1	1	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]



Add with Immediate value

Operation:

 $\begin{aligned} & \text{GReg}[r] \leftarrow \text{GReg}[r] + \text{immediate} \\ & \text{T} \leftarrow (\text{GReg}[r] == 0) \end{aligned}$

Assembler

Syntax:

addi r,immediate

Example:

addi 6,112

to ADD GReg[6] and decimal value 112 and store the result in GReg[6]

CPU Flags:

Cycles:

1

Description:

Add a zero-extended immediate value to a General Register; stores the result in the General Register. The flag T is set when the result of the operation is zero; otherwise, it is cleared. The immediate value

is the low-order byte of the instruction.

Instruction Format:

	14	-													
0	0	0	1	1	r	r	r	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg[4]

101 - GReg [5]

110 - GReg[6]

111 - GReg [7]

iiiiiii - immediate value:

00000000 - 0

00000001 - 1

• • •

11111110 - 254



Logical AND

Operation:

 $GReg[r] \leftarrow GReg[s] \& GReg[r]$

Assembler

Syntax:

and r,s

Example:

and 1,2

to AND GReg[1] and GReg[2] and store the result in GReg[1]

CPU Flags:

Unaffected

Cycles:

1

Description:

Performs the AND of the source General Register's and the destination General Register'r, and stores

the result in the destination General Register r.

Instruction Format:

															0
0	0	0	0	0	r	r	r	1	0	1	1	. 1	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg [0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]



Logical AND with Immediate value

Operation:

 $GReg[r] \leftarrow GReg[r] & immediate$

Assembler

Syntax: and r, immediate

Example: andi 7,45

to AND GReg[7] and decimal value 45 and store the result in GReg[7]

CPU Flags: unaffected

Cycles:

, -----

Description: Performs an AND between a zero-extended immediate value and a General Register; stores the result

in the General Register. The immediate value is the low-order byte of the instruction.

Instruction Format:

															0
0	0	1	1	1	r	r	r	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

iiiiiii - immediate value:

00000000 - 0

00000001 - 1

. . .

11111110 - 254



Logical AND NOT

Operation:

 $GReg[r] \leftarrow \sim GReg[s] \& GReg[r]$

Assembler

Syntax:

andn r,s

Example:

andn 3,4

to AND GReg[3] and NOT GReg[4] (bit inverted) and store the result in GReg[3]

CPU Flags:

Unaffected

Cycles:

1

Description:

Performs the AND of the negation of the source General Register's and the destination General Reg-

ister r, and stores the result in the destination General Register r.

Instruction Format:

															0
0	0	0	0	0	r	r	r	1	0	1	1	0	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg[4]

101 - GReg [5]

110 - GReg[6]

ANDNI

Logical AND with Negated Immediate value

Operation:

 $GReg[r] \leftarrow GReg[r] \& ~immediate$

Assembler

Syntax:

andni r, immediate

Example:

andni 0,2

to AND GReg[0] and decimal value -3 (inverted 32-bit value 2) and store the result in GReg[0]

CPU Flags: unaffected

Cycles:

1

Description:

Performs an AND between the negation of a zero-extended immediate value and a General Register;

stores the result in the General Register. The immediate value is the low-order byte of the instruction.

Instruction Format:

15															
0	0	1	1	0	r	r	г	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg[5]

110 - GReg[6]

111 - GReg [7]

iiiiiii - immediate value:

00000000-0

00000001 - 1

•••

11111110 - 254



Arithmetic Shift Right by 1 Bit

Operation:

 $GReg[r]:\{b31,b30,...,b1,b0\} \leftarrow GReg[r]:\{b31,b31,b30,...,b1\}$

Assembler

Syntax: asrl r

Example:

asrl 3

to divide by 2 the signed value of GReg[3] and store the result in GReg[3]

CPU Flags: Unaffected

Cycles:

1

Description:

Shift the bits of any General Register to the right and keep the same sign: the left bit (bit 31) is kept

untouched.

Instruction Format:

															0
0	0	0	0	0	r	г	r	0	0	0	1	0	1	1	0

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

BCLRI

Bit Clear Immediate

Operation:

 $\begin{aligned} & \text{GReg}[r]: \big\{ b31, \dots, b(i+1), 0, b(i-1), \dots, b0 \big\} \leftarrow \\ & \text{GReg}[r]: \big\{ b31, \dots, b(i+1), b(i), b(i-1), \dots, b0 \big\} \end{aligned}$

Assembler Syntax: h bclri r,i

Example:

bclri 1,12

to clear bit 12 in GReg[1]

CPU Flags:

Unaffected

Cycles:

Description:

Clear the bit of register r specified by the immediate field

Instruction Format:

													2		
0	0	0	0	0	r	r	r	0	0	1	i	i	i	i	

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]



Conditional Branch if Destination Fault

Operation:

if (DF == 1) PC \leftarrow PC + 1 + displacement else PC \leftarrow PC + 1

Assembler

Syntax: bdf label

Example: bdf LLL

to jump to LLL if DF is set, or go to the next instruction if DF is cleared; the displacement value is

calculated by the assembler

CPU Flags:

Unaffected

Cycles:

2 when the branch is done, 1 otherwise

Description:

Conditional branch: if flag DF is set, jump to the new address that is calculated by adding the sign-ex-

tended 8-bit displacement to the next PC address. If flag DF is cleared, no jump is performed: the next

instruction is located at the next PC address.

Instruction Format:

			12												
0	1	1	1	1	1	1	1	P	Р	Р	Þ	Р	р	Р	Р

Instruction Fields:

pppppppp - signed displacement field:

00000000-0

00000001 - 1

...

01111110 - 126

01111111 - 127

10000000 - -128

10000001 - -127

...

11111110 - -2

11111111 - - 1



Conditional Branch if False

Operation:

if (T == 0) PC \leftarrow PC + 1 + displacement else PC \leftarrow PC + 1

Assembler bf label

Example:

bf LLL

to jump to LLL if T is cleared, or go to the next instruction if T is set; the displacement value is calcu-

lated by the assembler

CPU Flags:

Unaffected

Cycles:

2 when the branch is done, 1 otherwise

Description:

Conditional branch: if flag T is cleared, jump to the new address that is calculated by adding the

sign-extended 8-bit displacement to the next PC address. If flag T is set, no jump is performed: the next

instruction is located at the next PC address.

Instruction Format:

																0
ſ	0	1	1	1	1	1	0	0	р	р	, p	Þ	р	P	Р	Р

Instruction Fields:

ppppppp - signed displacement field:

00000000 - 0

0000001 - I

01111110 - 126

01111111 - 127

10000000 - -128

10000001 - -127

11111110 - -2

11111111 - -1

BSETI

Bit Set Immediate

Operation:

GReg[r]: $\{b31, ..., b(i+1), 1, b(i-1), ..., b0\} \leftarrow GReg[r]: \{b31, ..., b(i+1), b(i), b(i-1), ..., b0\}$

Assembler Syntax: bseti r,i

Example:

bseti 6,5

to set bit 5 in GReg[6]

CPU Flags:

Unaffected

Cycles:

Sets bit number i in the selected General Register. Description:

Instruction Format:

															0
0	0	0	0	0	r	r	r	0	1	0	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

iii - bit number field:

00000 - bit 0

00001 - bit 1

11110 - bit 30

11111 - bit 31

BSF

Conditional Branch if Source Fault

Operation:

if (SF == 1) PC \leftarrow PC + 1 + displacement else PC \leftarrow PC + 1

Assembler

Syntax:

bsf label

Example:

bsf LLL

to jump to LLL if SF is set, or go to the next instruction if SF is cleared; the displacement value is cal-

culated by the assembler

CPU Flags:

Unaffected

Cycles:

2 when the branch is done, I otherwise

Description:

Conditional branch: if flag SF is set, jump to the new address that is calculated by adding the sign-ex-

tended 8-bit displacement to the next PC address. If flag SF is cleared, no jump is performed: the next

instruction is located at the next PC address.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1		0	Р	р	P	P	P	Р	р	р

Instruction Fields:

pppppppp - signed displacement field:

00000000 - 0

00000001 - 1

. . .

01111110 - 126

01111111 - 127

10000000 - -128

10000001 - -127

...

11111110 - -2

11111111 - - 1



Conditional Branch if True

Operation:

if (T == 1) PC \leftarrow PC + 1 + displacement else PC \leftarrow PC + 1

Assembler

Syntax:

bt label

Example:

bt LLL

to jump to LLL if T is set, or go to the next instruction if T is cleared; the displacement value is calcu-

lated by the assembler

CPU Flags:

Unaffected

Cycles:

2 when the branch is done, 1 otherwise

Description:

Conditional branch: if flag T is set, jump to the new address that is calculated by adding the sign-ex-

tended 8-bit displacement to the next PC address. If flag T is cleared, no jump is performed: the next

instruction is located at the next PC address.

Instruction Format:

15															
0	1	1	1	1	1	0	1	р	P	р	p	P	р	р	р

Instruction Fields:

pppppppp - signed displacement field:

00000000-0

00000001 - 1

...

01111110 - 126

01111111 - 127

10000000 - -128

10000001 - - 127

...

11111110 - -2

11111111 - - l



Op ration:

 $T \leftarrow GReg[r]:b(i)$

Assembler

Syntax: btsti r,i

Example: btsti 2,29

to test bit 29 in GReg[2] and copy its value in flag T

CPU Flags:

_

Cycles:

.

Description:

T is loaded with the value of bit number i from the selected General Register.

Instruction Format:

															0
0	0	0	0	0	r	г	r	0	1	1	i	j j	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

iii - bit number field:

00000 - bit 0

00001 - bit 1

11110 - bit 30

11111 - bit 31

CLRF Clear CPU flags

Op ration:

if (ff%2 == 0) SF \leftarrow 0 if (ff/2 == 0) DF \leftarrow 0

Assembler Syntax: clrf ff

Example:

to clear flag SF and keep flag DF unchanged

SF, DF CPU Flags:

Cycles:

Clears a selection of the CPU fault flags: SF, DF, both SF and DF or none can be cleared. Description:

Instruction Format:

															0
0	0	0	0	0	0	f	f	0	0	0	0	0	1	1	1

Instruction Fields:

ff - flags field:

00 - clear SF and clear DF

01 - clear DF

10 - clear SF

11 - no clear



Compare for Equal

Operation:

 $T \leftarrow (GReg[s] == GReg[r])$

Assembler

Syntax:

cmpeq r,s

Example:

cmpeq 7,5

to compare GReg[7] and GReg[5] and set flag T if they are equal

CPU Flags:

s: 1

Cycles:

1

Description:

Substracts the destination General Register r from the source General Register s, and sets T if the result

is zero, clears T if the result is not zero.

Instruction Format:

																0
ſ	0	0	0	0	0	r	r	ſ	1	1	0	0	1	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg[5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]



Compare with Immediate for Equal

Operation:

 $T \leftarrow (GReg[r] == immediate)$

Assembler

cmpeqi r,immediate

Example:

cmpeqi 2,13

to compare GReg[2] and decimal value 13 and set flag T if they are equal

CPU Flags:

Cycles:

1

Description:

Substracts the zero-extended immediate value from the General Register, and sets T if the result is ze-

ro, clears T if the result is not zero. The immediate value is the low-order byte of the instruction.

Instruction Format:

																0
-	0	1	0	0	1	г	Г	r	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg[4]

101 - GReg [5]

110 - GReg[6]

111 - GReg [7]

iiiiiii - immediate value:

00000000 - 0

00000001 - 1

11111110 - 254

CMPHS

Compare for Higher or Same

Operation:

 $T \leftarrow (GReg[r] \ge GReg[s])$

Assembler

Syntax:

cmphs r,s

Example:

cmphs 0,1

to compare GReg[0] and GReg[1] and set flag T if GReg[0] is higher than or equal to GReg[1]

CPU Flags:

T

Cycles:

1

Description:

Compares the destination General Register r and the source General Register s, and sets T if the destination General Register r is higher than or equal to the source General Register s, clears T otherwise.

The comparison is unsigned.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	r	Г	r	1	1	0	1	1	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg [0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]



Compare for Less Than

Operation:

 $T \leftarrow (GReg[r] < GReg[s])$

T

Assembler

Syntax:

cmplt r,s

Example:

cmplt 7,4

to compare GReg[7] and GReg[4] and set flag T if GReg[7] is lower than GReg[4]

CPU Flags:

_

Cycles:

Description:

Compares the destination General Register r and the source General Register s, and sets T if the destination General Register r is lower than the source General Register s, clears T otherwise. The compar-

ison is signed.

Instruction Format:

															0
0	0	0	0	0	r	г	r	1	1	0	1	0	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

DONE

DONE, Yield

Op ration:

```
if (jjj&6 == 2) HE[CCR] ← 0
if (jjj == 3) HI[CCR] ← 1
if (jjj == 4) EP[CCR] ← 0
if (jjj&6 == 6) DE[CCR] ← 0
if (jjj == 7) DI[CCR] ← 1
if ((jjj == 7) DI[CCR] ← 1
if ((jjj == 0) && (NCP > CCP)) CCR ← NCR
else if ((jjj == 1) && (NCP >= CCP)) CCR ← NCR
else CCR ← NCR
shPC ← {SF,RPC,T,PC}
shLoop ← {LM,EPC,DF,SPC}
shGReg0 ← GReg[0]
(CCR stands for Current Channel Register; NCR stands for Next Channel Register)
```

Assembler

Syntax: done jjj

Example:

done 3 to clear HE bit for the current channel, send an interrupt to the Host for the current channel and re-

schedule

CPU Flags:

Unaffected

Cycles:

47 if a context switch is done, 1 otherwise

Description:

Clears one of the channel enabling bits (HE, EP or DE for the corresponding channel number) if required, sends an interrupt to the corresponding CPU by setting the appropriate flag if required (HI or DI for the corresponding channel number), and reschedule according to the mode and the NCP (Next Channel Priority) and CCP (Current Channel Priority) values. According to the scheduling decision, the NCR (Next Channel Register) is copied to the CCR (Current Channel Register) and channel contexts are switched.

If several channels with the same highest priority are pending, they are ordered by their number from 31 down to 0: the higher number will be selected (i.e. channel 26 is selected if channels 3, 12, 14 and

26 with the same highest priority are pending).

If no flag is modified, the reschedule can allow the replacement of the current channel by another channel with a priority strictly greater than the current channel priority (yield); or it can allow the replacement of the current channel by another channel with a priority greater than or equal to the current channel priority (yieldge). In the latter case, the selected channel will always be the first one with the same priority, starting from channel number 31 down to channel 0 (the current channel does not belong to the set of selectable channels).

Instruction Format:

											4				
0	0	0	0	0	j	j	j	0	0	0	0	0	0	0	0

Instruction Fields:

jjj - Channel Flags field:

000 - no channel flags affected: reschedule only if the next channel priority is greater than current channel priority (yield)

001 - no channel flags affected: reschedule only if the next channel priority is greater than

or equal to the current channel priority (yieldge)

- 010 clear HE for the current channel and reschedule
- 011 clear HE, set HI for the current channel and reschedule
- 100 clear EP for the current channel and reschedule
- 101 reserved for debug to copy relevant registers into their shadows
- 110 clear DE for the current channel and reschedule
- 111 clear DE, set DI for the current channel and reschedule

ILLEGAL

ILLEGAL instruction

Operation:

PC ← 0001

Assembler Syntax: illegal

CPU Flags:

Unaffected

Cycles:

Description:

Jumps to the Illegal instruction routine located at address 0001. All unauthorized instructions result in an Illegal instruction behavior; however, the ILLEGAL instruction must be used to guarantee software compatibility with future versions of the IPCM.

Instruction Format:

													2		
0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

Instruction Fields:

JMP

Unconditional Jump Immediate

Operation:

PC ← absolute_address

Assembler Syntax:

jmp label

Example:

jmp LLL the assembler translates the label to the exact address

CPU Flags:

Unaffected

Cycles:

2

Description:

Jumps to the absolute address contained the lower 14 bits of the instruction (the PC is a 14-bit register).

Instruction Format:

			. –	11											
1	0	а	а	а	а	а	а	а	а	а	а	а	а	а	а

Instruction Fields:

aaaaaaaaaaaa - address field:

0000000000000 - 0

00000000000001 - 1

1111111111110 - 16382 1111111111111 - 16383





JMPR

Unconditional Jump

Operation:

 $PC \leftarrow GReg[r]$

Assembler

Syntax: jmpr r

Example:

jmpr 0

to jump to address stored in GReg[0]

CPU Flags:

Unaffected

Cycles:

2

Description:

Jumps to the absolute address contained in a General Register.

Instruction Format:

															0
0	0	0	0	0	r	r	r	0	0	0	0	1	0	0	0

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]



Unconditional Jump to Subroutine Immediate

Operation:

RPC ← PC + 1 PC ← absolute_address

Assembler Syntax:

jsrr r

Example:

jsr LLL

jumps to subroutine starting at LLL; the assembler translates the label to exact address

CPU Flags:

Unaffected

Cycles:

Description:

Jumps to the subroutine located at the absolute address contained the lower 14 bits of the instruction

(the PC is a 14-bit register).

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	а	а	а	а	а	а	а	а	а	а	а	а	а	а

Instruction Fields:

aaaaaaaaaaaa - address field:

0000000000000 - 0

00000000000001 - 1

1111111111110 - 16382



Unconditional Jump to Subroutine

Operation:

 $RPC \leftarrow PC + 1$ $PC \leftarrow GReg[r]$

Assembler

Syntax:

jsrr r

Example:

jsrr 5

jumps to subroutine located at address stored in GReg[5]

CPU Flags:

Unaffected

Cycles:

2

Description:

Jumps to the subroutine at address contained in a General Register

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	r	r	г	0	0	0	0	1	0	0	1

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]



Load Register

Operation:

 $\begin{array}{l} {\rm GReg}\,(r) \;\leftarrow\; [{\rm GReg}\,(b) \;+\; {\rm displacement}) \\ {\rm if} \;\; ({\rm transfer_error}) \;\; {\rm SF} \;\leftarrow\; 1 \\ {\rm else} \;\; {\rm SF} \;\leftarrow\; 0 \end{array}$

Assembler

Syntax:

ld r,(b,displacement)

Example:

ld 1, (2,23)

loads data into GReg[1]; the data is located at address obtained by adding decimal value 23 to GReg[2]

CPU Flags:

SF

Cycles:

2+n where n is 0 for ROM, RAM or memory mapped registers, and n is the number of wait-states of

the peripheral for a peripheral access

Description:

Adds a 5-bit zero-extended displacement to a base address in General Register b; the result is the address of the data to fetch on the DM bus. The data received from the bus is stored in the destination

General Register r. If an error occurs during the transfer, the flag SF is set, else it is cleared.

Instruction Format:

			12													_
0	1	0	1	0	r	r	r	d	d	d	d	d	b	ь	ь	

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

111 - GReg [7]

bbb - base address register field:

000 - GReg[0]

001 - GReg[1]

. . .

110 - GReg [6]

111 - GReg [7]

ddddd - displacement value:

00000 - 0

00001 - 1

...

11110 - 30

LDF

Load Register from Functional Unit

Operation:

Assembler

Syntax: ldf r,fu_address

Example:

ldf 0,18

loads data coming from the Host DMA register MD into GReg[0]; it is a 16-bit access with no prefetch

CPU Flags:

SF

Cycles:

1+n where n is the number of wait-states that may be inserted by the functional unit

Description:

Sends an 8-bit address on the Functional Unit Bus (FU bus) and stores the data received from the bus in the destination General Register r. If an error occurs during the transfer, the flag SF is set, else it is

cleared.

Instruction Format:

			12												
0	1	1	0	0	r	r	r	u	u	u	u	u	u	u	u

Instruction Fields:

```
rrr - destination register field:
```

000 - GReg [0]

001 - GReg[1]

• • •

110 - GReg [6]

111 - GReg [7]

uuuuuuu - functional unit address field (x is a don't-care bit):

00000xxx- read MA (no side effect)

00010x00- read MD (no side effect)

00010p01- read MD: 8-bit access

 $MA \leftarrow MA + 1$

prefetch if ((p == 1) && (MA%4 == 0))

00010p10- read MD: 16-bit access

 $MA \leftarrow MA + 2$

prefetch if ((p == 1) && (MA%4 == 0))

00010p11- read MD: 32-bit access

 $MA \leftarrow MA + 4$

```
prefetch if ((p == 1) \&\& (MA%4 == 0))
00011xxx-read MS (no side effect)
00100xxx- read DA (no side effect)
00110x00- read DD (no side effect)
00110p01- read DD: 8-bit access
DA \leftarrow DA+1
prefetch if ((p == 1) && (DA%4 == 0))
00110p10- read DD: 16-bit access
DA \leftarrow DA+2
prefetch if ((p == 1) && (DA%4 == 0))
00110p11- read DD: 32-bit access
DA \leftarrow DA+4
prefetch if ((p == 1) && (DA%4 == 0))
00111xxx- read DS (no side effect)
01000xxx-read CA (no side effect)
01001xxx- read CS (right aligned, no side effect)
```

LDI

Load Register with Immediate value

Operation:

 $GReg[r] \leftarrow immediate$

Assembler

Syntax:

ldi r,immediate

Example:

ldi 6,1

loads decimal value 1 into GReg[6]

CPU Flags:

Unaffected

Cycles:

1

Description:

Stores a zero-extended immediate value in a General Register. The immediate value is the low-order

byte of the instruction.

Instruction Format:

15	14	13	12	11	10	9	8	7 .	6	5	4	3	2	1	0
0	0	0	0	1	r	r	r	į	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

iiiiiii - immediate value:

00000000-0

00000001 - 1

. . .

11111110 - 254

LDRPC

Load from RPC to Register

Operation:

 $GReg[r] \leftarrow RPC$

AssemblerSyntax: ldrpc r

Example:

ldrpc 3

copies RPC to GReg[3]

CPU Flags:

Unaffected

Cycles:

Description:

Stores the contents of the RPC in a General Register. That instruction may be used to have more than

one level of subroutines.

Instruction Format:

															0
0	0	0	0	0	r	r	r	0	0	0	0	1	0	1	0

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg[5]

110 - GReg[6]

LOOP Hardware Loop

```
Operation:
```

```
(ff%2 == 0) SF ←
   (ff/2 == 0) DF \leftarrow 0
  ((GReg[0] == 0) || (SF == 1) || (DF == 1))
                 PC ← PC + loop_size + 1
else {
                 SPC \leftarrow PC + 1
                 EPC \leftarrow PC + loop_size + 1
                 LM \leftarrow 1
                 PC \leftarrow PC + 1
during each instruction execution in the loop:
if ((SF == 1) || (DF == 1)) {
                 LM ← 0
                 PC ← EPC
else if ((PC + 1) == EPC)
                 GReg[0] \leftarrow GReg[0]
                 if (GReg[0] == 0) {
                        LM ← 0
                        PC ← EPC
                 else PC ← SPC
else PC ← nextPC(instruction)
after the execution of the last instruction of the loop body:
if (GReg[0] == 0)
else
                 T \leftarrow 0
```

Assembler

Syntax: loop n(,ff)

Example:

loop 3,0

executes GReg[0] times the instructions comprised between PC+1 and PC+3 (included); both SF and DF flags are cleared before starting the loop; when omitted, the ff field will be set to 0 (clearing both SF and DF)

SI and

CPU Flags:

LM, T

Cycles:

2 when the loop count (GReg[0]) is 0 or SF or DF is set at loop start, 1+1 when the loop starts but exits abnormally (SF or DF set inside the loop which adds 1 cycle to the offending load or store to jump to EPC), 1 when the loop is executed normally

Description:

The LOOP instruction executes several times a sequence of instructions. The number of times is given by the contents of GReg[0] that is the loop counter. That means the IPCM will jump to the first instruction after the end of the loop if GReg[0] value is 0; if not, the IPCM enters loop mode: it sets the LM flag that will only be reset once the last instruction of the last loop is executed. The instructions in the loop will be executed GReg[0] times.

The management of fault flags (SF and DF) is as follows: when entering the hardware loop, SF and DF can be cleared according to the ff field of the instruction; after that operation, if any flag is still set, the loop will not be executed: the IPCM will jump to the first instruction after the end of the loop without entering loop mode. During the execution of the loop, if any fault flag is set by a LD, LDF, ST or STF instruction, the IPCM will immediately exit loop mode and jump to the first instruction after the end of the loop. In that case, GReg0 is not decremented for that last piece of the loop body execution (this is even the case if the SF or DF flag is set at the last instruction of the loop body).

The T flag reflects the state of GReg[0] after the end of the loop, which is an indicator of the complete

execution of the loop; if the loop exited because of an error (SF or DF set), GReg[0] will not be 0 at the end of the loop, hence T will be cleared; if the loop execution went well, GReg[0] will be 0 at the end of the loop, hence T will be set. The boundary case when a source or destination fault occurs at the last instruction of the last loop is considered as an anticipated exit of the loop, which causes the T flag to be cleared. If the last instruction executed before leaving the hardware loop also tries to modify the T flag, the flag is updated according to the value of GReg[0], NOT according to the result of the last executed instruction.

Limitations:

Jump instructions (JMP, JMPR, JSR, JSRR, BF, BT, BSF, BDF) are not allowed inside the hardware loop (we are working on this: some jumps will be allowed in the future but beware of boundary cases

- the exact behavior of the hardware will be completely specified in all the cases).
- GReg[0] cannot be written to inside the hardware loop (it can be read).
- the empty loop (0 instruction in the body) is forbidden.
- if GReg[0] == 0 at the start of the loop, which causes a jump to EPC, the T flag is not updated (we are also working on this: the intention is to have the T flag set).

Instruction Format:

	14														
0	1	1	1	1	0	f	f	n	n	n	п	n	n	n	n

Instruction Fields:

ff - flags field:

00 - clear SF and clear DF

01 - clear DF

10 - clear SF

11 - no clear

nnnnnnn - loop size

00000000 - empty loop: forbidden value

00000001 - 1 instruction in the loop

00000010 - 2 instructions in the loop

11111111 - 255 instructions in the loop





LSL1

Logical Shift Left by 1 Bit

Operation:

 $GReg[r]: \{b30,...,b1,b0,0\} \leftarrow GReg[r]: \{b31,b30,...,b1,b0\}$

Assembler Syntax:

. lsl1 r

Example:

lsl1 2

multiplies by 2 the value in GReg[2]

CPU Flags:

Unaffected

Cycles:

Description:

Shift the bits of any General Register to the left. The right bit (bit 0) is set to 0. No overflow is detected

by the hardware.

Instruction Format:

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	r	r	٢	0	0	0		0	1	1	1

Instruction Fields:

rrr - register field:

000 - GReg [0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

LSR1

Logical Shift Right by 1 Bit

Op ration:

 $GReg[r]: \{0,b31,b30,...,b1\} \leftarrow GReg[r]: \{b31,b30,...,b1,b0\}$

Syntax:

lsr1 r

Example:

lsr1 4

divides by 2 the unsigned value contained in GReg[4]

CPU Flags:

Unaffected

Cycles:

1

Description:

Shift the bits of any General Register to the right. The left bit (bit 31) is set to 0.

Instruction Format:

	• •										4				0
0	0	0	0	0	r	r	r	0	0	0	1	0	1	0	1

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg[4]

101 - GReg[5]

110 - GReg[6]

MOV

Logical Move

Operation:

 $GReg[r] \leftarrow GReg[s]$

Assembler Syntax:

mov r,s

Example:

mov 4,0

copies GReg[0] to GReg[4]

CPU Flags:

Unaffected

Cycles:

Description:

Move the contents of the source General Register's to the destination General Register r.

Instruction Format:

	14														
0	0	0	0	0	Г	r	r	1	0	0	0	1	S	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg [0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]

111 - GReg [7]

sss - source register field:

000 - GReg [0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

10.0 - GReg [4]

101 - GReg [5]

110 - GReg [6]

NOTIFY

Notify to MCU/DSP

Assembler

Syntax: notify jjj

Example:

notify 7

clears the DE bit for the current channel and sends an interrupt to the DSP for the current channel

CPU Flags:

Unaffected

Cycles:

1

Description:

Clears one of the channel enabling bits (HE, EP or DE for the corresponding channel number) if required, sends an interrupt to the corresponding CPU by setting the appropriate flag if required (HI or

DI for the corresponding channel number).

Instruction Format:

15															
0	0	0	0	0	j	j	j	0	0	0	0	0	0	0	1

Instruction Fields:

jjj - Channel Flags field:

000 - unused

001 - set HI for the current channel

010 - clear HE for the current channel

011 - clear HE, set HI for the current channel

100 - clear EP for the current channel

101 - set DI for the current channel

110 - clear DE for the current channel

111 - clear DE, set DI for the current channel

OR

Logical OR

Operation:

 $GReg[r] \leftarrow GReg[s] \mid GReg[r]$

Assembler

Syntax:

or r,s

Example:

or 3,6

ORs GReg[3] and GReg[6] and stores the result in GReg[6]

CPU Flags:

Unaffected

Cycles:

1

Description:

Performs the OR of the source General Register's and the destination General Register'r, and stores the

result in the destination General Register r.

Instruction Format:

			12												
0	0	0	0	0	r	г	r	1	0	1	0	1	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]





OR Logical OR with Immediate value

Operation:

 $GReg[r] \leftarrow GReg[r] \mid immediate$

Assembler

Syntax:

ori r, immediate

Example:

ori 1,56

ORs GReg[1] and the decimal value 56 and stores the result in GReg[1]

CPU Flags:

unaffected

Cycles:

1

Description:

Performs an OR between a zero-extended immediate value and a General Register; stores the result in

the General Register. The immediate value is the low-order byte of the instruction.

Instruction Format:

															0
0	0	1	0	1	r	r	r	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]

111 - GReg[7]

iiiiiii - immediate value:

00000000-0

00000001 - 1

. . .

11111110 - 254

11111111 - 255





RET Return from subroutine

Operation:

PC ← RPC

Assembler Syntax: r ret

CPU Flags:

Unaffected

Cycles:

2

Description:

Return from subroutine.

Instruction Format:

				11											
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

REVB

Reverse Byte order

Operation:

 $GReg[r]: \{B3,B2,B1,B0\} \leftarrow GReg[r]: \{B0,B1,B2,B3\}$

Assembler Syntax:

revb r

Example:

revb 5

reverses bytes order in GReg[5]

CPU Flags:

Unaffected

Cycles:

Description:

Reverse the byte order of any General Register.

Instruction Format:

												4				0
ſ	0	0	0	0	0	r	r	r	0	0	0	1	0	0	0	0

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]

REVBLO

Reverse Low Order Bytes

Operation:

 $GReg[r]: \{B3, B2, B0, B1\} \leftarrow GReg[r]: \{B3, B2, B1, B0\}$

Assembler

Syntax:

revblo r

Example:

revblo 0

reverses low order bytes in GReg[0]

CPU Flags:

Unaffected

Cycles:

1

Description:

Reverse both low order bytes of any General Register.

Instruction Format:

	14														
0	0	0	0	0	r	r	r	0	0	0	1	0	0	0	1

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

ROR1

Rotate Right by 1 bit

Op ration:

 $GReg[r]: \{b0,b31,b30,...,b1\} \leftarrow GReg[r]: \{b31,b30,...,b1,b0\}$

Assembler forl r

Example:

rorl 3

rotates bits to the right in GReg[3]

CPU Flags:

Unaffected

Cycles:

Description:

Rotate the bits of any General Register to the right.

Instruction Format:

																0
ſ	0	0	0	0	0	r	r	Г	0	0	0	1	0	1	0	0

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

RORB

Rotate Right by 1 Byte

Operation:

 $GReg[r]: \{B0,B3,B2,B1\} \leftarrow GReg[r]: \{B3,B2,B1,B0\}$

Assembler Syntax: forb r

Example:

rorb 2

rotates bytes to the right in GReg[2]

CPU Flags: Unaffected

Cycles:

Description:

Rotate the bytes of any General Register to the right.

Instruction Format:

															0
0	0	0	0	0	r	r	r	0	0	0	1	0	0	1	0

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

SOFTBKPT

Software Breakpoint

Operation:

Stops the current script and enters debug mode

Assembler Syntax:

softbkpt

CPU Flags:

Unaffected

Cycles:

Description:

Instruction Format:

15															
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

ST

Store Register

Op ration:

```
[GReg[b] + displacement] \leftarrow GReg[r] if (transfer_error) DF \leftarrow 1 else DF \leftarrow 0
```

Assembler

Syntax:

st r, (b, displacement)

Example:

st 7, (0,9)

stores the value from GReg[7] into memory at address obtained by adding decimal value 9 to GReg[0]

CPU Flags:

DF

Cycles:

2+n where n is 0 for ROM, RAM or memory mapped registers, and n is the number of wait-states of

the peripheral for a peripheral access

Description:

Adds a 5-bit zero-extended displacement to a base address in General Register b; the result is the address of the data to store on the DM bus. The data sent on the bus comes from the source General Reg-

ister r. If an error occurs during the transfer, the flag DF is set, else it is cleared.

Instruction Format:

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	0	1	0	1	1	r	r	r	d	d	d	d	d	b	ь	ь	

Instruction Fields:

rrr - source register field:

000 - GReg[0]

001 - GReg[1]

110 - GReg [6]

111 - GReg [7]

bbb - base address register field:

000 - GReg[0]

001 - GReg[1]

. . .

11.0 - GReg [6]

111 - GReg [7]

ddddd - displacement value:

00000 - 0

00001 - 1

...

11110 - 30

11111 - 31

STF

Store Register in Functional Unit

Operation:

```
[fu\_address] \leftarrow GReg[r]
if (transfer_error) DF ← 1
else DF \leftarrow 0
fu_address is an 8-bit field:
                  7:3
                         fureg
                 2
                         fetch / flush
                 1:0
                         size
```

Assembler

stf r,fu_address Syntax:

Example:

stf 3,55

stores the 32-bit contents of GReg[3] to the DSP DMA register DD; waits until the flush to external

DSP memory is completed

CPU Flags: DF

Cycles:

1+n where n is the number of wait-states that may be inserted by the functional unit

Description:

Sends an 8-bit address on the Functional Unit Bus (FU bus) and sends the contents of the source Gen-

eral Register r on the bus. If an error occurs during the transfer, the flag DF is set, else it is cleared.

Instruction Format:

15															
0	1	1	0	1	r	r	r	u	u	u	u	u	u	u	u

```
rrr - source register field:
000 - GReg[0]
001 - GReg[1]
110 - GReg [6]
111 - GReg [7]
uuuuuuu - functional unit address field (x is a don't-care bit):
00000x00- write MA (no side effect)
00000p01- write MA
10flush if (MD not empty)
11prefetch if (p == 1)
transfer error if ((p ==1) && (MD not empty))
00010000- write MD (no side effect)
00010100- no write: flush if MD is not empty
00010f01- write MD: 8-bit access
MA \leftarrow MA + 1
flush if ((f == 1) | | (MA%4 == 0))
```

```
00010f10- write MD: 16-bit access
MA \leftarrow MA + 2
flush if ((f == 1) | (MA%4 == 0))
00010f11- write MD: 32-bit access
MA \leftarrow MA + 4
flush if ((f == 1) | | (MA%4 == 0))
00011xxx- write MS (no side effect)
00100x00- write DA (no side effect)
00100p01- write DA
10flush if (DD not empty)
11prefetch if (p == 1)
00110000- write DD (no side effect)
00110100- no write: flush if DD is not empty
00110f01- write DD: 8-bit access
DA \leftarrow DA+1
flush if ((f == 1) | | (DA%4 == 0))
00110f10- write DD: 16-bit access
DA \leftarrow DA+2
flush if ((f == 1) \&\& (DA%4 == 0))
00110f11- write DD: 32-bit access
DA \leftarrow DA+4
flush if ((f == 1) \&\& (DA%4 == 0))
00111xxx- write DS (no side effect)
01000xxx- write CA (no side effect)
01001xx0- write CS (right aligned, no side effect)
01001xx1- write CS: compute CRC with new incoming byte
```





SUB

Substract

Operation:

 $GReg[r] \leftarrow GReg[r] - GReg[s]$ $T \leftarrow (GReg[r] == 0)$

Assembler

Syntax:

sub r,s

Example:

sub 4,7

SUBstracts GReg[7] from GReg[4] and stores the result in GReg[4]

CPU Flags:

T

Cycles:

1

Description:

Substracts the source General Register's from the destination General Register'r, and stores the result in the destination General Register'r. The T flag is set if the result of the operation is 0; it is cleared if

the result is not zero.

Instruction Format:

																0
Γ	0	0	0	0	0	г	r	г	1	0	1	0	0	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

SUBI

Substract with Immediate

Operation:

 $GReg[r] \leftarrow GReg[r] - immediate T \leftarrow (GReg[r] == 0)$

Syntax:

sub r,immediate

Example:

sub 1,255

SUBstracts decimal value 255 from GReg[1] and stores the result in GReg[1]

CPU Flags:

T

Cycles:

1

Substracts a zero-extended immediate value from a General Register; stores the result in the General Description:

Register. The flag T is set when the result of the operation is zero; otherwise, it is cleared. The imme-

diate value is the low-order byte of the instruction.

Instruction Format:

														2		
ſ	0	0	1	0	0	r	г	r	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg [3]

100 - GReg[4]

101 - GReg [5]

110 - GReg [6]

111 - GReg[7]

iiiiiii - immediate value:

00000000-0

00000001 - 1

11111110 - 254

11111111 - 255

TST

Test with Zero

Operation:

```
T \leftarrow ((GReg[s] \& GReg[r]) != 0)
```

Assembler

Syntax:

tst r,s

Example:

tst 2,3

1

ANDs GReg[2] and GReg[3] and sets T if the result is non-null

CPU Flags:

Cycles:

Description:

Performs the AND of the source General Register's and the destination General Register r, and sets T

if the result is not zero, clears T if the result is zero.

Instruction Format:

															0
0	0	0	0	0	r	г	r	1	1	0	0	0	s	s	s

Instruction Fields:

rrr - destination register field:

000 - GReq [0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

sss - source register field:

000 - GReg [0]

001 - GReg [1]

010 - GReg [2]

011 - GReg [3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

TSTI

Mask with Zero Immediate

Operation:

 $T \leftarrow ((GReg[r] \& immediate) != 0)$

Assembler

Syntax:

tsti r,immediate

Example:

tsti 5,13

ANDs GReg[5] and decimal value 13 and sets T if the result is non-null

CPU Flags:

T

Cycles:

1

Description:

Performs the AND of a zero-extended immediate value and the destination General Register r, and sets

T if the result is not zero, clears T if the result is zero. The immediate value is the low-order byte of

the instruction.

Instruction Format:

													2	_
0	1	0	0	0	r	r	r	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg[4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

iiiiiii - immediate value:

00000000-0

00000001 - 1

. . .

11111110 - 254

11111111 - 255

XOR Logical Exclusive OR

Op ration:

 $GReg[r] \leftarrow GReg[s] ^ GReg[r]$

Assembler

Syntax:

xor r,s

Example:

xor 0,3

XORs GReg[0] and GReg[3] and stores the result in GReg[0]

CPU Flags:

Unaffected

Cycles:

1

Description:

Performs the eXclusive OR of the source General Register's and the destination General Register r,

and stores the result in the destination General Register r.

Instruction Format:

15															
0	0	0	0	0	١	r	r	1	0	0	1	0	s	S	s

Instruction Fields:

rrr - destination register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg[2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]

111 - GReg [7]

sss - source register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg[6]

XORI

Exclusive OR with Immediate

Operation:

 $GReg[r] \leftarrow GReg[r]$ ^ immediate

Assembler

Syntax:

xori r,immediate

Example:

xor 7,5

XORs GReg[5] and decimal value 5 and stores the result in GReg[7]

CPU Flags:

Unaffected

Cycles:

1

Description:

Performs an eXclusive OR between a zero-extended immediate value and a General Register; stores

the result in the General Register. The immediate value is the low-order byte of the instruction.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	r	r	r	i	i	i	i	i	i	i	i

Instruction Fields:

rrr - register field:

000 - GReg[0]

001 - GReg[1]

010 - GReg [2]

011 - GReg[3]

100 - GReg [4]

101 - GReg [5]

110 - GReg [6]

111 - GReg [7]

iiiiiii - immediate value:

00000000 - 0

0000001 - 1

•••

11111110 - 254

11111111 - 255

MvShPC2Gr1 Move Data from Shadow PC register to Register 1

Op ration:

GReg[1] ← ShPCReg

Assembler Syntax: r

none as this instruction should only be used through the OnCE

CPU Flags:

Unaffected

Cycles:

Description:

Once debug specific instruction. Move the contents of the shadow PC register to the General regis-

															0
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

$MvShLoop 2Gr1 \ {\tt Move\ Data\ from\ Shadow\ Loop\ register\ to\ Register}$

Operation:

GReg[1] ← ShLoopReg

Assembler Syntax: r

none as this instruction should only be used through the OnCE

CPU Flags:

Unaffected

Cycles:

Description:

Once debug specific instruction. Move the contents of the shadow Loop register to the General regis-

ter[1].

															0
0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0

MvShGr02Gr1 Move Data from Shadow GReg[0] register to Register

1

Operation:

 $GReg[1] \leftarrow ShGReg[0]$

Assembler

Syntax:

none as this instruction should only be used through the OnCE

CPU Flags:

Unaffected

Cycles:

1

Description:

Once debug specific instruction. Move the contents of the shadow GReg[0] register to the General reg-

ister[1 The ShGReg[0] register is used during context switch.

														1	
0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0

MVGr12ShPC Move Data from Register 1 to Shadow PC register

Operation:

 $ShPCReg \leftarrow GReg[1]$

Assembler
Syntax: none as this instruction should only be used through the OnCE

CPU Flags:

Cycles:

Once debug specific instruction. Move the contents of the General register[1] to the Shadow PC reg-Description:

1

Unaffected

					10										
0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0





MVGr12ShLoop Move Data from Register 1 to Shadow Loop regis-

Operation:

 $ShPCReg \leftarrow GReg[1]$

Assembler Syntax: 1

none as this instruction should only be used through the OnCE

CPU Flags:

Unaffected

Cycles:

Description:

Once debug specific instruction. Move the contents of the General register[1] to the Shadow Loop reg-

															0
0	0	0	0	0	1	0	0	0	0	0	0	0	1	0-	0

reschedule

Assembler Syntax:

reschedule

CPU Flags: Unaffected

Cycles:

Depending on HPPR and HPCR (TestPending), the instruction will either put the ipcm core in IDLE Description:

mode or continue the context switch subroutine (AndSwitch).

						9									
0	0	0	0	0	1	0	1	0	0	0	0	0	.1	0	0

CtxPtrinit -- Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

 $GReg[0] \leftarrow DM[0x7002]$

Assembler

Syntax:

none as this instruction can not be used outside of the ROM context

switch routine

CPU Flags:

Unaffected

Cycles:

1

Description:

The base address where all control/general registers will be spilled on execution of a context switch

instruction (done or yield) is stored in GReg[0].

15															
0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	1

CatchCPtr--context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

Assembler Syntax: r none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags:

Unaffected

Cycles:

Description:

The base address where all control/general registers will be spilled on execution of a context switch

instruction (done or yield) is stored in GReg[0].

						9									
0	0	0	0	0	0	0	1	1	1	1	0	0	0	1	1





IdMAstG1-Context Switch specific instruction-

-- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[1] -> DM[G[0] + 1]

G[0] + 1 -> G[0]

MA -> GReg[1]

Assembler

none as this instruction can not be used outside of the ROM context Syntax:

switch routine.

CPU Flags:

Cycles:

store GReg[1] to memory, update GReg[1] with MA and increment address pointer GReg[0]. Description:

																0
ſ	0	0	0	-0	0	0	0	0	1	1	1	0	0	0	0	0

IdMDstG2--Context Switch specific instruction-

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE --

Operation:

GReg[2] -> DM[G[0] + 1]G[0] + 1 -> G[0]MD -> GReg[2]

Assembler

none as this instruction can not be used outside of the ROM context Syntax: switch routine.

CPU Flags:

Cycles:

i

store GReg[2] to memory, update GReg[2] with MD and increment address pointer GReg[0]. Description:

											4				
0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0

IdMSstG3--Context Switch specific instruction-

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[3] -> DM[G[0] + 1]G[0] + 1 -> G[0]MS -> GReg[3]

Assembler

none as this instruction can not be used outside of the ROM context Syntax: switch routine.

CPU Flags: T

Cycles:

1

store GReg[3] to memory, update GReg[3] with MS and increment address pointer GReg[0]. Description:

	14		. –												0
0	0	0	0	0	0	1	0	1	1	1	0	0	0	0	0

IdDAstG4--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[4] -> DM[G[0] + 1]

G[0] + 1 -> G[0]

DA-> GReg[4]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags:

Cycles:

Description: store GReg[4] to memory, update GReg[4] with DA and increment address pointer GReg[0].

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0

IdDDstG5--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[5] -> DM[G[0] + 1]

G[0] + 1 -> G[0]

DD-> GReg[5]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags:

Cycles:

T

Description: store GReg[5] to memory, update GReg[5] with DD and increment address pointer GReg[0].

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	1	1	1	0	0	0	0	0

IdDSstG6--Context Switch specific instruction--

-- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[6]->DM[G[0] + 1]
G[0] + 1 -> G[0]
DS-> GReg[6]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags: T

Cycles:

Description: store GReg[6] to memory, update GReg[6] with DD and increment address pointer GReg[0].

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	0

LdCAstG7--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[7]->DM[G[0] + 1] G[0] + 1 -> G[0]

CA-> GReg[7]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Ţ

Cycles:

1

Description: store GReg[7] to memory, update GReg[7] with CA and increment address pointer GReg[0].

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	1	1	1	0	0	0	0	0

stG7mvShPC--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[7] -> DM[G[0] + 1]

G[0] + 1 -> G[0]

ShPCReg -> GReg[7]

Assembler Syntax: 1 none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags: T

Cycles:

Description: store GReg[7] to memory, update GReg[7] with ShPCReg and increment address pointer GReg[0].

												_	2	-	_	
0	0	0	0	0	0	1	0	1	-1	1	0	0	0	1	1	

stG7mvShLoop--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[7] -> DM[G[0] + 1]

G[0] + 1 -> G[0]

ShLoopReg -> GReg[7]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags: T

Cycles:

Description: store GReg[7] to memory, update GReg[7] with ShLoopReg and increment address pointer GReg[0].

																0
İ	0	0	0	0	0	0	1	1	1	1	1	0	0	0	1	1

stG7IdCS--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[7]->DM[G[0] + 1] G[0] + 1 -> G[0]

CS -> GReg[7]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags:

Cycles:

Description: store GReg[7] to memory, update GReg[7] with CS and increment address pointer GReg[0].

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		0	0	0	1	1	1	1	1	1	0	0	0	0	0	

stCAmovShReg02Gr1--Context Switch specific instruc-

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[7] -> DM[G[0] + 1]

ShReg0 -> GReg[1]

Assembler Syntax: r none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags: none

Cycles:

Description: store GReg[7] to memory, update GReg[1] with ShReg0.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	1	1	1	0	0	0	1	0

TstPendingAndSwitch--Context Switch specific instruc-

tion-

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Syntax:

none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags:

nonel

Description:

Depending on HPPR and HPCR (TestPending), the instruction will either put the ipcm core in IDLE

mode or continue the context switch subroutine (AndSwitch).

During same cycle, content of GeneralReg[1] will be stored in Data Memory at address pointed by

GeneralReg[0].

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	[*] 1	1	1	1	0	0	1	0	0

IdFU0inLd0--context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

read access DM[G[0]] G[0] + 1 -> G[0]

Assembler

none as this instruction can not be used outside of the ROM context Syntax:

switch routine.

CPU Flags:

Cycles:

Start a read access at GReg[0] address and increments address pointer GReg[0] Description:

									6						
0	0	0	. 0	0	1	0	1	1	1	1	0	0	0	1	1

mvFU02G1--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1] (Soft pipeline) initiate DM[G[0]] read access. Data available next cycle. GReg[0] - 1 -> GReg[0]

Assembler Syntax: r none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles:

Description:

_	15		13													
	0	0	0	0	0	1	0	1	1	1	1	0	0	0	1	1

Idmfub7--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[1] -> MA

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles: 1

Description:

15	14	13	12	11	10	9	8	7	. 6	5	4	3	2	1	0
0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	1

Idmfub6--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[1] -> MD
(Soft pipeline) result of former cycle initiated read -> GReg[1]

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.

GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles:

Description:

_	15	14		12		10										0
	0	0	0	0	0	1	1	0	1	1	1	Ö	0	0	0	1

Idmfub5--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[1] -> MS

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags: T

. .

Cycles:

Description:

	14														
0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	1

Idmfub4--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[1] -> DA

GReg[0] - 1 -> GReg[0]

(Soft pipeline) result of former cycle initiated read -> GReg[1] (Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.

Assembler

none as this instruction can not be used outside of the ROM context Syntax: switch routine.

CPU Flags:

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	1	1	1	0	0	0	0	1

Idmfub3--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Op ration:

GReg[1] -> DD

(Soft pipeline) result of former cycle initiated read -> GReg[1] (Soft pipeline) initiate DM[G[0]] read access. Data available next cycle. GReg[0] - 1 -> GReg[0]

Assembler Syntax: r none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	1	1	· 1	1	0	0	0	0	1

Idmfub2--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

GReg[1] -> DS

(Soft pipeline) result of former cycle initiated read -> GReg[1] (Soft pipeline) initiate DM[G[0]] read access. Data available next cycle. GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags: T

Cycles:

Description:

					10											
0	0	0	0	0	0	1	0	1	1	1	0	0	0	0	1	

Idmfub1 -- Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[1] -> CA

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.

GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	1

Idmfub0--Context Switch specific instruction--

-- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

GReg[1] -> CS

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	1	1	1	0	0	. 0	0	1

IdShLoop--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1]

(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.

GReg[1] -> ShLoop

GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags:

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	1	1	1	0	0	0	1	1

IdShPC--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[1] -> ShPC

GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags: T

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	1	1	1	1	0	0	0	1	1

IdmGReg7--Context Switch specific instruction-- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1] (Soft pipeline) initiate DM[G[0]] read access. Data available next cycle. GReg[1] -> GReg[7]

GReg[0] - 1 -> GReg[0]

Assembler

none as this instruction can not be used outside of the ROM context Syntax: switch routine.

CPU Flags:

Cycles:

Description:

15		13													0
0	0	0	0	0	1	1	1	1	1	1	0	0	0	1	0

IdmGReg6--context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[1] -> GReg[6]
GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags: T

Cycles:

.

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0.	0	0	0	0	1	1	0	1	1	1	0	0	0	1	0

IdmGReg5--Context Switch specific instruction-- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1] (Soft pipeline) initiate DM[G[0]] read access. Data available next cycle. GReg[1] -> GReg[5]

GReg[0] - 1 -> GReg[0]

T

Assembler

none as this instruction can not be used outside of the ROM context Syntax: switch routine.

CPU Flags:

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	1	1	1	1	0	0	0	1	0

IdmGReg4--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[1] -> GReg[4]

GReg[0] - 1 -> GReg[0]


Assembler

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags: T
Cycles: 1

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	1	1	1	0	0	0	1	0



- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[1]

(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.

GReg[1] -> GReg[3]

GReg[0] - 1 -> GReg[0]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags: 7

Cycles:

Description:

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
)	0	0	0	0	0	1	1	1	1	11	0	0	0	1	0

IdmGReg2--Context Switch specific instruction--

- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[0]
(Soft pipeline) initiate DM[G[0]] read access. Data available next cycle.
GReg[1] -> GReg[2]

Assemble

Syntax: none as this instruction can not be used outside of the ROM context switch routine.

CPU Flags:

Cycles:

Description:

15									-		. 4				0
0	0	0	0	0	0	1	0	1	1	1	0	0	0	1	0

IdmGReg1GReg0--context Switch specific instruction-- THIS INSTRUCTION CAN NOT BE USED OUTSIDE OF THE ROM-CONTEXT SWITCH ROUTINE-

Operation:

(Soft pipeline) result of former cycle initiated read -> GReg[0] GReg[0] -> GReg[1]

Assembler

Syntax: none as this instruction can not be used outside of the ROM context

switch routine.

CPU Flags: none

Cycles:

Description:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	. 0	0	1	1	1	0	0	0	1	0



Assembl Syntax:

cpShReg.

CPU Flags:

none

Cycles:

1

Description:

SF, RPC, T, PC registers are updated according to the value of their corresponding bits in the ShPC

register.LM, EPC, DF, SPC registers are updated according to the value of their corresponding bits in

the ShLoop register.

	15	.14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
İ	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0